Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
Last revision Both sides next revision
en:projects:mth:lcm2 [2007/11/27 10:26]
behn
en:projects:mth:lcm2 [2008/11/25 10:58]
behn
Line 4: Line 4:
  
  
-====   Shape Noise   ====+ 
 + 
 + 
 + 
 + 
 + 
 + 
 + 
 +====   ShapeNoise ​  ==== 
 +\\ 
 +Generation of a noise signal with user-defined spectrum mask for spurious signals emulation in wireless transmissions. 
 +\\
 \\ \\
 **Background:​**\\ **Background:​**\\
Line 13: Line 24:
 Another much more simple way to achieve similar work and results is to generate a pseudo-random signal having a spectrum mask representative of all impairment signals. This can be achieved in digital domain by appropriate FIR filtering of some white Gaussian noise. ​ Another much more simple way to achieve similar work and results is to generate a pseudo-random signal having a spectrum mask representative of all impairment signals. This can be achieved in digital domain by appropriate FIR filtering of some white Gaussian noise. ​
 \\ \\
-  
 \\ \\
 **Objective:​**\\ **Objective:​**\\
Line 24: Line 34:
 A third step is to implement a real-time parametrizable FIR filter on an hardware FPGA-based (programmable component) platform and to verify correct operation for various template curves. A third step is to implement a real-time parametrizable FIR filter on an hardware FPGA-based (programmable component) platform and to verify correct operation for various template curves.
 \\ \\
- 
 \\ \\
 **Deliverables:​**\\ **Deliverables:​**\\
Line 32: Line 41:
 - Final project report (diploma report). - Final project report (diploma report).
 \\ \\
- 
 \\ \\
 **Organization:​**\\ **Organization:​**\\
Line 44: Line 52:
 \\ \\
 ** Comment:​**\\ ** Comment:​**\\
-This project constitutes ​an excellent ​pre-professional experience ​through its subject (FIR filters are widely used in all digital signal processing applications), ​through the skills it will enable to enrich (FPGA/ASIC development and PC user-interface development are commonly and highly requested by industry) and through the fact that student(s) will collaborate to a real industrial project. +This project constitutes ​a very good pre-professional experience through the skills it will enable to enrich (FPGA/ASIC development and PC user-interface development are commonly and highly requested by industry) and through the fact that student(s) will collaborate to a real industrial project.
-\\+
  
 +This project can be achieved by 1 student or can be merged with the “RadioStress” project in order to constitute a 2 students team.
 +\\
 +\\
 **Prerequisites:​**\\ ​ **Prerequisites:​**\\ ​
 - Mathematics,​ Electronics,​ Signal Processing, Telecommunications\\ - Mathematics,​ Electronics,​ Signal Processing, Telecommunications\\
 - Visual C++ programming on PC environment\\ - Visual C++ programming on PC environment\\
-- VHDL language (preferable but not mandatory)\\+- VHDL language (preferable but not mandatory)
 \\  \\ 
- 
 \\ \\
-**Note:**\\ 
-This project can be achieved by 1 student or can be merged with the “RadioStress” project in order to constitute a 2 students team. 
-\\ 
- 
 **Supervisor:​**\\ **Supervisor:​**\\
-Jean-François Csomo +Jean-François Csomo, DreamCom ​
 \\  \\ 
 +\\
 **Professor:​**\\ **Professor:​**\\
 Prof. Bixio Rimoldi, tel: 32679, office: INR 111, bixio.rimoldi@epfl.ch Prof. Bixio Rimoldi, tel: 32679, office: INR 111, bixio.rimoldi@epfl.ch
 \\ \\
  
-[[en:​projects:​2008-2009:mtp|back to master thesis projects menu]]+[[en:​projects:​2007-2008:mtp|back to master thesis projects menu]]
  

Last modified:: %2009/%05/%15 %10:%May